

D3

KOPi

## (12) UK Patent Application (19) GB (11) 2 326 496 (13) A

(43) Date of A Publication 23.12.1998

(21) Application No 9813143.6

(22) Date of Filing 19.06.1998

(30) Priority Data

(31) 97026187

(32) 20.06.1997

(33) KR

(71) Applicant(s)

Hyundai Electronics Industries Co., Ltd.  
(Incorporated in the Republic of Korea)  
San 138-1, Ami-ri, Bubal-eub, Ichon-shi, Kyoungki-do,  
Republic of Korea

(72) Inventor(s)

Jung Won Suh

(74) Agent and/or Address for Service

Maguire & Co  
5 Crown Street, ST IVES, Cambridgeshire, PE17 4EB,  
United Kingdom

(51) INT CL<sup>6</sup>  
G11C 7/06(52) UK CL (Edition P)  
G4C C706

(56) Documents Cited

GB 2312978 A

GB 1495063 A

EP 0136022 A2

EP 0020928 A1

US 5528543 A

US 5412605 A

US 5311469 A

US 4716550 A

(58) Field of Search

UK CL (Edition P) G4C C11409 C11409A C706

INT CL<sup>6</sup> G11C 7/06 11/409

Online: WPI

(54) Abstract Title

A semiconductor device having a electric charge amplifier for amplifying bit line electric charge

(57) In a dynamic random access memory (DRAM) being operated at a low power-supply voltage, a bit line sense-amplifier 31 for amplifying the electric charge first amplifies a cell charge applied to a bit line with a sufficient potential difference, prior to sensing the cell charge in a bit line sense-amplifier 12, thereby stably and quickly performing a sensing operation. In a semiconductor memory device having a cell array block having a plurality of memory cells, and a bit line Sense-amplifier for sensing and amplifying a cell charge transmitted to a true bit line or a complement bit line, a bit line Sense-amplifier for amplifying the electric charge includes: an electric charge amplifier which amplifies the cell charge transmitted to the true bit line and the complement bit line with a sufficient potential difference, and then transmits the amplified cell charge to the bit line sense-amplifier; and a switching element M3, M4 is connected to the true bit line and the complement bit line between the cell array block and the electric charge amplifier, and switches a connection between the cell array block and the electric charge amplifier.




Fig. 5a

GB 2 326 496 A




Fig. 1 (prior art)

2/7




Fig . 2a




Fig . 2b

3/7




Fig. 3b




Fig. 3a




Fig. 3c

4/7




Fig . 4

5/7




Fig . 5a




Fig . 5b




Fig . 5c

6/7




Fig . 6

7/7




Fig . 7



A SEMICONDUCTOR DEVICE HAVING A ELECTRIC CHARGE AMPLIFIER FOR  
AMPLIFYING BIT LINE ELECTRIC CHARGE

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to a dynamic random access memory (DRAM) being operated at a low power-supply voltage. More particularly, it relates to a bit line sense-amplifier for amplifying the electric charge which first amplifies a cell charge applied to a bit line with a sufficient potential difference, prior to sensing the cell charge in a bit line sense-amplifier, thereby stably and quickly performing a sensing operation.

Description of the Related Art

Generally, as a degree of integration of DRAM increases, an internal power-supply voltage becomes lowered so as to reduce the power-consumption and to ensure a reliability of the memory element. The following table shows a tendency in the power-supply voltage being used in the integration of each DRAM.

DRAM integration degree	64Mb	256Mb	1Gb	over 4Gb
power-supply voltage	3.3V	2.5V	1.5V	below 1.2

Therefore, in order to use a low power-supply voltage and to reduce the size of a chip, the number of cells connected to a bit line becomes increased in the new DRAM. Accordingly, a bit line signal's voltage being generated when a cell charge is transmitted to the bit line becomes lowered.

Even if a bit line signal ranges from 200mV to 300mV in a

conventional DRAM, the bit line signal is reduced to about 100mV in a gigabit DRAM. If the bit line signal is too low, a stable operation is not assured by an offset voltage of a sense-amplifier. Also, a high-speed operation is limited.

5

In the present invention, the electric charge stored in a cell capacitor is transmitted to a bit line in order to generate a bit line signal in an electric charge amplifier, and a sense-amplifier is operated after amplifying this bit line signal, thereby performing a stable and rapid sensing operation. Therefore, the present invention relates to a bit line sense-amplifier suitable to a memory operated at a low voltage.

10

In a DRAM memory using a cell having one transistor and one capacitor, a bit line signal ( $\Delta VBL$ ) can be obtained by the following equations.

15

$$\begin{aligned} \text{Assumption : } VBLP &= Vdd/2, \\ \beta &= CBL/CS \text{ (capacitance ratio),} \\ \Delta VBL &= (Vdd/2) \times (1/1+\beta) \end{aligned}$$

20

As known from the above equations, the bit line signal is determined by a power-supply voltage  $Vdd$  and the capacitance ratio  $\beta$ . Accordingly, since a power-supply voltage  $Vdd$  is at a low value in a DRAM of low voltage, the capacitance ratio  $\beta$  should be lowered to maintain a magnitude of the original bit line signal.

25

In cases that the number of cells connected to a bit line remains the same even with the increase of the integration degree of DRAM, a cell capacitance  $Cs$  is between 20-25fF with no change and a bit line capacitance  $CBL$  is lowered by a scaling. Thus a bit line signal's magnitude is maintained.

30

However, to reduce a size of a chip in a high integration DRAM, the number of cells connected to a bit line should be

35

increased, so that a bit line signal becomes lowered as the power-supply voltage goes into a scaling down.

If the bit line signal is too low, it is difficult to make a stable sensing operation by an offset voltage of a bit line sense-amplifier. Furthermore, sensing speed is also reduced.

FIG. 1 is a circuit diagram of a conventional bit line sense-amplifier. If an electric charge stored in a cell capacitor CS is applied to a bit line by an actuation of a word line  $WLi(1 \leq i \leq n)$ , a voltage difference of a bit line signal  $\Delta VBL$  occurs between bit lines BL and  $\overline{BL}$ . After a predetermined time, a signal SAP is to be a voltage  $V_{dd}$ , and a signal SAN is to be a voltage  $V_{ss}$ , so that a sensing and rewriting operations are performed. In case of a precharging operation, a bit line equalization signal BLEQ is actuated, thereby the bit lines are precharged with a bit line precharge voltage  $VBLP$ . Since the conventional bit line sense-amplifier senses a bit line signal as it is, it may occur a malfunction at a low bit line signal.

#### SUMMARY OF THE INVENTION

The present invention is directed to a bit line sense-amplifier for amplifying the electric charge which substantially obviates the above-described problem due to limitations and disadvantages of the related art.

It is an object of the present invention to provide a bit line sense-amplifier for amplifying the electric charge which first amplifies a cell charge applied to a bit line with a sufficient potential difference, prior to sensing the cell charge in a bit line sense-amplifier, thereby stably and quickly performing a sensing operation.

In order to realize the above object, there is provided a

semiconductor memory device having a cell array block having a plurality of memory cells, and a bit line sense-amplifier for sensing and amplifying a cell charge transmitted to a true bit line or a complement bit line, a bit line sense-amplifier for amplifying an electric charge which amplifies the cell charge transmitted to the true bit line and the complement bit line with a sufficient potential difference, and then transmits the amplified cell charge to the bit line sense-amplifier.

Further, in a semiconductor memory device having a cell array block having a plurality of memory cells, and a bit line sense-amplifier for sensing and amplifying a cell charge transmitted to a true bit line or a complement bit line, a bit line sense-amplifier for amplifying an electric charge includes:

an electric charge amplifier which amplifies the cell charge transmitted to the true bit line and the complement bit line with a sufficient potential difference, and then transmits the amplified cell charge to the bit line sense-amplifier; and

a switching element which is connected to the true bit line and the complement bit line between the cell array block and the electric charge amplifier, and switches a connection between the cell array block and the electric charge amplifier.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of a conventional bit line sense-amplifier;

FIG. 2A is a conceptional diagram of an electric charge amplifier in accordance with the present invention;

FIG. 2B is a waveform diagram of the operations of an electric charge amplifier in accordance with the present invention;

FIG. 3A is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a first preferred embodiment of the present invention;

FIG. 3B is a circuit diagram of a bit line sense-amplifier for

amplifying the electric charge in accordance with a second preferred embodiment of the present invention;

FIG. 3C is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a third preferred embodiment of the present invention;

FIG. 4 is a timing diagram applied to FIGS. 3A-3C in accordance with the present invention;

FIG. 5A is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a fourth preferred embodiment of the present invention;

FIG. 5B is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a fifth preferred embodiment of the present invention;

FIG. 5C is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a sixth preferred embodiment of the present invention;

FIG. 6 is a timing diagram applied to FIGS. 5A-5C in accordance with the present invention; and

FIG. 7 shows an array structure of a bit line sense-amplifier for amplifying the electric charge in accordance with the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Reference will now be made in detail to the preferred embodiment of the present invention, examples of which are illustrated in the accompanying drawings.

The following abbreviations are used in Figures in the present invention.

M1, M2, M3 and M4 : MOS transistors making an electric charge amplifier;

Cx : capacitor making an electric charge amplifier;

Mx : MOS transistor making a capacitor;

Cs : cell capacitor;  
 VBLP : bit line precharge voltage;  
 Vcp : plate voltage of the cell capacitor Cs;  
 BLSA : bit line sense-amplifier;  
 5 BL and /BL : bit lines;  
 CBL : total capacitance of the cell capacitor Cs;  
 SB and /SB: both nodes of the bit line sense-amplifier in  
 case that the bit lines are divided by a switch;  
 CSB : capacitance of the node nodes SB and /SB of the bit line  
 10 sense-amplifier;  
 WL : word line (WL1, WL2, ..., WLn-1, WLn);  
 Yj : output of a common column decoder, which selects a sense-  
 amplifier and connects it to a data bus;  
 BLEQ : bit line equalization signal, which precharges a bit  
 15 line with a VBLP voltage level;  
 SAN : source node of NMOS latch making the bit line sense-  
 amplifier, which changes from VBLP to Vss, thus operating NMOS  
 latch;  
 SAP : source node of PMOS latch making the bit line sense-  
 20 amplifier, which changes from VBLP to Vss, thus operating PMOS  
 latch;  
 BLS : signal for controlling the bit line switches M3 and M4;  
 and  
 Qx : plate signal of a capacitor Cx (or Mx) coupled with a  
 25 source node A (or A1, A2) of MOS transistors M1 and M2 making an  
 electric charge amplifier.

FIG. 2A is a conceptual diagram of an electric charge  
 amplifier in accordance with the present invention.

30 As shown in FIG. 2, there is an electric charge amplifier  
 between a cell array and a bit line sense-amplifier. This bit line  
 sense-amplifier amplifies a bit line signal  $\Delta VBL$  which is produced  
 by a transmission of a cell charge to a bit line. The electric  
 35 charge amplifier is made of two transistors M1 and M2 and one

capacitor Cx. The transistors M1 and M2 are made of a cross-coupled latch structure, a common source node A achieves a coupling by a plate signal QX and the capacitor Cx.

5           If the electric charge stored in a cell capacitor Cs is transmitted to a bit line BL by an actuation of a word line WLi, the bit line being precharged with 'VBLP' becomes changed to 'VBLP +  $\Delta$ VBL'.

10           In the meantime, under a node A being a common source node of a cross-coupled latch is precharged with a predetermined voltage between 'VBLP' and 'Vss' in a precharging state, if the bit line voltage is changed to 'VBLP +  $\Delta$ VBL' and the signal Qx of a high state Vdd is changed to a low signal Vss, a voltage of the node A coupled by the capacitor Cx drops. As a result, since the  
15           transistor M2 making a cross-coupled latch is first turned on, an electric charge sharing between a bit line /BL and the node A occurs, thereby amplifying a bit line signal  $\Delta$ VBL. If the bit line signal  $\Delta$ VBL is at a negative value (-), the  
20           transistor M1 is first turned on, so that a electric charge is shared between the bit line BL and the node A.

FIG. 2B is a waveform diagram of the operations of an electric charge amplifier in accordance with the present invention. As shown  
25           in FIG. 2B, as a voltage of the node A decreases by a coupling between the node A and the signal Qx, an electric charge sharing occurs between the node A and the bit line /BL, and the bit line signal  $\Delta$ VBL is amplified to a signal  $m\Delta$ VBL ( $m>1$ ).

30           FIG. 3A is a circuit diagram of a bit line sense-amplifier (21+12) for amplifying the electric charge in accordance with the first preferred embodiment of the present invention.

The circuit shown in FIG. 3A includes:

35           a first transistor M2 positioned between a true bit line BL

and a complement bit line /BL, of which a drain, gate and source are each connected to the complement bit line /BL, the true bit line BL and a node A;

5 a second transistor M1 positioned between the true bit line BL and the complement bit line /BL, of which a drain, gate and source are each connected to the true bit line BL, the complement bit line /BL and the node A; and

a capacitor Cx which is coupled between node A and control signal.

10 The first and second transistors M2 and M1 are NMOS transistors. The capacitor Cx has the same structure as a cell capacitor, and is made simultaneously with the cell capacitor at the same time.

15 The control signal is changed to a power-supply voltage Vdd from a step-up voltage Vpp for a word line's actuation, thereby amplifying the electric charge.

20 According to a first preferred embodiment of the present invention, there is an electric charge amplifier 21 between a cell array 11 and a bit line sense-amplifier 12. A capacitor Cx of the electric charge amplifier 21 can be made simultaneously with making of the cell capacitor Cs.

25 FIG. 3B is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a second preferred embodiment of the present invention. Instead of the capacitor Cx of the first preferred embodiment, a gate capacitance of a MOS transistor Mx makes the capacitor. Because the capacitor is made of the MOS transistor, there is no difficulty in manufacturing the circuit shown in FIG. 3B.

30 FIG. 3C is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a third preferred



embodiment of the present invention. As shown in FIG. 3C, the circuit includes:

5 a NMOS transistor M2 positioned between a true bit line BL and a complement bit line /BL, of which a drain, gate and source are each connected to the complement bit line /BL, the true bit line BL and a node A2;

10 a NMOS transistor M1 positioned between the true bit line BL and the complement bit line /BL, of which a drain, gate and source are each connected to the true bit line BL, the complement bit line /BL and the node A1; and

a NMOS transistor Mx of which drain, gate and source are each connected to the node A1, a control signal and the node A2.

15 A connection of the NMOS transistor Mx constituting a capacitor of the electric charge amplifier 21 is different from that of FIG. 3B. A source node of the transistors M1 and M2 is shared with a source and drain of the transistor Mx, thereby reducing a layout area.

20 FIG. 4 is a timing diagram applied to FIGS. 3A-3C in accordance with the present invention. Referring to FIG. 4, if the word line is actuated to 'Vpp' under the bit line signals BL and /BL are precharged with 'VBLP' by a bit line equalization signal BLEQ, a voltage of the bit line signal BL is changed by a cell charge as much as  $\Delta VBL$ .

25 Then, if signal Qx is changed from 'Vss' to 'Vdd', an electric charge sharing occurs between the bit line /BL and the node A, so that a bit line signal is amplified to  $m\Delta VBL$ . As the signals SAP and SAN are each actuated as 'Vdd' and 'Vss', a sensing and rewriting operations are performed by a bit line sense-amplifier in the amplified bit line signal.

30 As shown in FIGS. 3B and 3C, since MOS capacitor Mx should be always turned on to achieve a coupling between the node A and the signal Qx, the signal Qx should be changed from 'Vpp' to 'Vdd' (or

from 'Vdd' to 'VBLP').

FIG. 5A is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a fourth preferred embodiment of the present invention.

As shown in FIG. 5A, there are bit line switches M3 and M4 between a cell array block 11 and an electric charge amplifier 31, as compared with FIGS. 3A-3C. An electric charge sharing occurs between the bit line and node A when operating the electric charge amplifier 31, so that an electric charge amplification becomes greater as a capacitance of the bit line grows lower. Accordingly, in case that a bit line signal  $\Delta VBL$  is generated by a cell charge and the electric charge amplifier 31 is then operated after a bit line switch is turned off, an electric charge sharing occurs between a signal /SB and the node A. This electric charge sharing is more effective to a charge amplification of the bit line signal, because of  $C/SB < C/BL$ . A capacitor Cx can be made with a cell capacitor Cs at the same time in the same way of FIG. 3A.

FIG. 5B is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a fifth preferred embodiment of the present invention. As shown in FIG. 5B, a capacitor is constructed by a MOS transistor Mx's gate capacitance instead of the capacitor Cx of the electric charge amplifier 31. Since the capacitor is made of only MOS transistor, its fabrication can be easily embodied without any difficulty.

FIG. 5C is a circuit diagram of a bit line sense-amplifier for amplifying the electric charge in accordance with a sixth preferred embodiment of the present invention. A coupling structure of the MOS transistor Mx making the capacitor of the electric charge amplifier 31 is different from that of FIG. 5B. A source node of transistors M1 and M2 is shared with a source and drain of the MOS transistor Mx, thereby decreasing a layout area.

FIG. 6 is a timing diagram applied to FIGS. 5A-5C in accordance with the present invention. If the word line is actuated to a step-up voltage 'Vpp' while the bit lines BL and /BL are precharged with 'VBLP' by a bit line equalization signal BLEQs, a voltage of the bit line BL is changed as much as  $\Delta VBL$ .

Then, if the bit line switches M3 and M4 are turned off by a signal BLS and the signal Qx is changed from 'Vdd' to 'Vss', a charge sharing occurs in between a signal /SB and the node A so that a bit line signal is amplified by  $m\Delta VBL$  ( $m>1$ ). The amplified bit line signal is sensed by a bit line sense-amplifier as the signals SAP and SAN are each actuated as 'Vdd' and 'Vss'. After that, the bit line switches M3 and M4 are turned on by the signal BLS so that a rewriting operation is performed in the cell.

As shown in FIGS. 5B and 5C, since MOS capacitor Mx should be always turned on to achieve a coupling between the node A and the signal Qx, the signal Qx should be changed from 'Vpp' to 'Vdd' (or from 'Vdd' to 'VBLP').

FIG. 7 shows an array structure of a bit line sense-amplifier for amplifying the electric charge in accordance with the present invention. As shown in FIG. 7, an electric charge amplifier is the same as the structure of FIG. 5C. A signal BLS and a signal Qx are shared in the sense-amplifier array, and the electric charge amplifier 31 is operated simultaneously with the sense-amplifier array. The remaining portions can be made in the same way of the conventional bit line sense-amplifier (BLSA) array. Particularly, in order to minimize an influence of a mismatch between the transistors, the electric charge amplifier 31 requires a careful attention to its layout and size in a fabrication process.

As described above, a bit line sense-amplifier for amplifying the electric charge in accordance with the present invention first amplifies a cell charge applied to a bit line with a sufficient potential difference, prior to sensing the cell charge in a bit

line sense-amplifier, thereby stably and quickly performing a sensing operation at a low power-supply voltage. In addition, the number of cells connected to the bit line can be increased in the present invention, thereby decreasing the size of a chip.

5

It is understood that various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be construed as encompassing all the features of patentable novelty that reside in the present invention, including all features that would be treated as equivalents thereof by those skilled in the art which this invention pertains.

10

15

WHAT IS CLAIMED IS:

1. A semiconductor memory device having a cell array block which has a plurality of memory cells, and a bit line sense-amplifier for sensing and amplifying a cell charge transmitted to a true bit line or a complement bit line, further comprising:

an electric charge amplifier which amplifies the cell charge transmitted to the true bit line and the complement bit line with a sufficient potential difference, and then transmits the amplified cell charge to the bit line sense-amplifier.

2. A semiconductor memory device for amplifying an electric charge according to claim 1, further comprising:

a switching element which is connected to the true bit line and the complement bit line between the cell array block and the electric charge amplifier, and switches a connection between the cell array block and the electric charge amplifier.

3. A semiconductor memory device for amplifying an electric charge according to claim 2, wherein the switching element is made of a n-channel metal oxide semiconductor (NMOS) transistor.

4. A semiconductor memory device for amplifying an electric charge according to claim 1, wherein the bit line sense-amplifier for amplifying an electric charge includes:

a first transistor positioned between a true bit line BL and a complement bit line, of which a drain, gate and source are each connected to the complement bit line, the true bit line and a first node;

a second transistor positioned between the true bit line and the complement bit line, of which a drain, gate and source are each connected to the true bit line, the complement bit line and a first node; and

a capacitor which is coupled between the first node and a control signal.

5. A semiconductor memory device for amplifying an electric charge according to claim 4, wherein the first and second transistors are made of NMOS transistors.

5 6. A semiconductor memory device for amplifying an electric charge according to claim 4, wherein the capacitor has the same structure as a cell capacitor and is made simultaneously with the cell capacitor.

10 7. A semiconductor memory device for amplifying an electric charge according to claim 4, wherein the control signal is changed from a step-up voltage to actuate a word line to a power-supply voltage, thereby performing a charge amplification operation.

15 8. A semiconductor memory device for amplifying an electric charge according to claim 1, wherein the bit line sense-amplifier for amplifying an electric charge includes:

20 a first transistor positioned between a true bit line and a complement bit line, of which a drain, gate and source are each connected to the complement bit line, the true bit line and a first node;

25 a second transistor positioned between the true bit line and the complement bit line, of which a drain, gate and source are each connected to the true bit line, the complement bit line and a first node; and

a third transistor of which a drain, gate and source are each connected to the first node, a control signal and the first node.

30 9. A semiconductor memory device for amplifying an electric charge according to claim 8, wherein the first to third transistors are made of NMOS transistors.

35 10. A semiconductor memory device for amplifying an electric charge according to claim 8, wherein the control signal is changed from a step-up voltage to actuate a word line to a power-supply

voltage, thereby performing a charge amplification operation.

11. A semiconductor memory device for amplifying an electric charge according to claim 1, wherein the bit line sense-amplifier for amplifying an electric charge includes:

a first transistor positioned between a true bit line and a complement bit line, of which a drain, gate and source are each connected to the complement bit line, the true bit line and a first node;

a second transistor positioned between the true bit line and the complement bit line, of which a drain, gate and source are each connected to the true bit line, the complement bit line and a second node; and

a third transistor of which a drain, gate and source are each connected to the second node, a control signal and the first node.

12. A semiconductor memory device for amplifying an electric charge according to claim 11, wherein the first to third transistors are made of NMOS transistors.

13. A semiconductor memory device for amplifying an electric charge according to claim 11, wherein the control signal is changed from a step-up voltage to actuate a word line to a power-supply voltage, thereby performing a charge amplification operation.



11/11/11